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Based on the differential conformal transformation in the fractional order, we defined the fractional
memristor in contrast to the traditional (integer-order) memristor. As an example, a typical spin-
transfer torque (STT) memristor (with the asymmetric resistance hysteresis) was proved to be a 0.8
fractional memristor. In conclusion, many memristors should not be treated as ideal ones due to the
fractional interaction between flux and charge. Indeed, unless a non-ideal memristor is properly
modelled as a fractional memristor, no deep physical understanding would be possible to develop a
reliable commercial product. Published by AIP Publishing. https://doi.org/10.1063/1.5000919
An (ideal) memristor1 can be approximated by a piecewise-
linear curve (Fig. 1)
u ¼ RPqþ 1
2
RAP  RPð Þ jqþ Q0j  jq Q0j½ ; (1)
where RAP denotes the slope of the lower segment, RP denotes
the slope of the upper segments, and q¼Q0 denotes the charge
breakpoint.
The corresponding memristance function R(q) is derived
by differentiating Eq. (1) with respect to q. The dynamics
equations for the above model in the integer-order (it means
the order of the differential or the integral is an integer) are
as follows:
v tð Þ ¼ R qð Þi tð Þ; (2)
R qð Þ ¼ RP þ 1
2
RAP RPð Þ sgn qþQ0ð Þ  sgn qQ0ð Þ½ ; (3)
dq tð Þ
dt
¼ i tð Þ or q tð Þ ¼
ðt
0
i sð Þds; q 0ð Þ ¼ 0; (4)
where sgn is defined by sgn(x)¼ 1 if x>0 and sgn(x)¼1 if
x< 0.
The memristance depends on the complete past history
of the memristor current, i.e., the time integral of the current.
Equation (4) represents the memory of i(t)’s history and is
the particular case of the following memory functional when
the kernel is the Heaviside function
x tð Þ ¼ k
ðt
0
K t sð Þi sð Þds: (5)
When K(t) is the Dirac function, x(t)¼k i(t), which corre-
sponds to the traditional resistor without any memory effect.
The fractional derivative as a derivative of any arbitrary
order was first concepted by Leibniz in 1695.2 In this work,
we will use the differential conformal transformation based
on Caputo’s derivatives, whose initial conditions are in the
same form as for the integer-order differential equations and
whose physical meaning is clear.3–5 Caputo’s definition is
illustrated as follows:
C
0D
a
t x tð Þ ¼
1
C m að Þ
ðt
0
x mð Þ sð Þ
t sð Þ1þam ds; (6)
in which m is an integer satisfying m 1< a<m. Note that
Caputo’s definition consists of the memory term similar to
Eq. (4).
The Laplace transforms of the Dirac function and the
Heaviside function are 1/s0 and 1/s1, respectively. It is rea-
sonable to describe the non-ideal memristor as 1/sa, where
0< a< 1. The inverse Laplace transform of the correspond-
ing kernel K(t) is
K tð Þ ¼ t
a1
C að Þ : (7)
Then,
x tð Þ ¼ k
ðt
0
K t sð Þi sð Þds ¼ k
ðt
0
t sð Þa1
C að Þ i sð Þds
¼ k
C að Þ
ðt
0
1
t sð Þ1a i sð Þds ¼ k0D
a
t i tð Þ: (8)
Therefore, the fractional-order dynamics equations for
the (non-ideal) memristor are as follows:
FIG. 1. A piece-wise nonlinear model of a memristor that links directly flux
and charge (the coupling between flux and charge could be of a fractional-
order). Such a 2-segment memristor is exemplified as a spin-transfer torque
(STT) junction (inset) that has the two stable, distinct memristances with
abrupt jumps.
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v tð Þ ¼ Ra qð Þi tð Þ; (9)
Ra qð Þ ¼ RP þ 1
2
RAP  RPð Þ sgn qþ Q0ð Þ  sgn q Q0ð Þ½ ;
(10)
q tð Þ ¼ Dat i tð Þ; (11)
where Dat i tð Þ represents the memristor’s memory effect and
Ra qð Þ represents the memristor’s fractional-order memri-
stance. The above equations reflect a fractional-order cou-
pling between flux and charge.
The above 2-segment memristor could be a spin-transfer
torque (STT) junction,6,7 in which the memristive mechanism
is quite universal. Many STT implementations display the
two stable, distinct memristances with abrupt jumps.8,9
Observing Fig. 2 carefully, one can find that the rectangular
resistance hysteresis loop R-i is shifted along the i axis, result-
ing in the asymmetric critical switching currents IþC j 6¼ IC j
 .
The observed IþC from P (Parallel) to AP (Anti-Parallel) is
FIG. 3. STT memristor’s piecewise-
nonlinear model (when the fractional-
order a¼ 1). The differential confor-
mal transformation projects a given
u–q curve for a STT memristor in the
u–q plane in (c) onto the v-i plane in
(d), R-i plane in (b), and R-q plane in
(a). The numbers in red label succes-
sive time points. Note that when the
fractional-order a¼ 1, the R-i curve is
symmetric (jIþc j ¼ jIc j), which is dif-
ferent from the measured one
(jIþc j 6¼ jIc j) in the STT junction as
shown in Fig. 2. Such a difference
implies that a real-world STT junction
may not be described as an ideal
memristor.
FIG. 2. Many STT junctions display the two stable, distinct memristances
with abrupt jumps. Note that a typical R-i curve based on Refs. 8–11 is
shifted by DI ¼ Iþc j  Ic j
 along the i axis. Iþc represents the critical current
corresponding to the switching from P (Parallel) to AP (Anti-Parallel),
whereas Ic represents the critical current corresponding to the switching
from AP to P.
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usually higher than IC from AP to P, which has been clarified
due to the intrinsic difference in the spin transfer torque effi-
ciency for the negative and positive current directions in
GMR pillars.10 Reference 11 also suggests that it is attributed
to the different spin accumulation for the two current flow
directions and the stray field caused by the fixed layer. In this
work, we will use the defined fractional memristor to model
the STT junctions as an example.
The differential conformal transformation12 is vividly
illustrated in Fig. 3: a given u–q curve for a STT memristor
in the u–q plane in (c) is projected onto the v-i plane in (d)
and R-i plane in (b). This transformation says that the slope
(c) of the line tangent to the u ¼ u^ðqÞ curve at an operating
point (t¼ t0) in the u–q plane is equal to the slope (c0) of a
straight line connecting the corresponding point (t¼ t0) to
the origin in the v ¼ v^ðiÞ loci (on the same scale as the u–q
plane).
The graphic method for the above transformation is as
follows: Draw the voltage-current loci v ¼ v^ðiÞ correspond-
ing to the above given u ¼ u^ðqÞ curve: (1) Getting c at an
operating point (t¼ t0) in the u ¼ u^ðqÞ curve, we would
draw a straight line through the origin in the v-i plane whose
slope is c0 ¼ c; and (2) Projecting the point (t¼ t0) from the
u–q plane onto the v-i plane by following Projection Lines
PL1, PL2 and PL3, we would eventually end up with the
same time point (t¼ t0) in the v-i plane and the R-i plane by
meeting Projection Line PL3 with the drawn line in the first
step.
FIG. 4. When the fractional-order a ¼
0.8, the shift Dt of q(t) along the t axis
in (e) causes the asymmetric shifts
(jIþc j 6¼ jIc j) of the two switching
points of the v-i curves in (d) and R-i
curves in (b) although the breakpoint
Q0 of the u-q is fixed. The similarity
between such an asymmetric rectangu-
lar R-i curve in this figure and the mea-
sured one in Fig. 2 reveals that a STT
junction is not an ideal memristor, in
which a¼ 1. Note that the v-i loci in
the fractional-order memristor are also
a pinched hysteresis loop through the
origin, which is the fingerprint of a
memristor.14
FIG. 5. The asymmetry DI ¼ jIþc j  jIc j as a function of the fractional-order
a in a STT memristor. For an ideal memristor (a¼ 1), there is no asymmetry
(DI ¼ 0).
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Applying the sinusoidal current source i(t)¼A cos(xt)
with A¼ 2Q0xa across the memristor, the corresponding
memristor charge is given by Eq. (11). Then, we have
q tð Þ ¼Dat i tð Þ ¼Dat Acos xtð Þ ¼ 2Q0cos xt
a
2
p
 
: (12)
When a¼ 1, q tð Þ ¼ 2Q0cos xt 12 p
  ¼ 2Q0sinðxtÞ, so the
initial charge q(t¼ 0)¼ 0. As can be clearly seen in Fig. 3,
the sweeping range (4Q0) of q(t) is four times as great as the
separation (Q0) between the breakpoint and the origin. Such
a full range sweep ensures a thorough switching from one
memristance to another in the STT memristor junction,
which is extremely vital in applications such as MRAMs.
In Fig. 3, the memristor u–q curve traverses from q¼ 0
at t¼ 0 to q¼ 2Q0 at t¼ p/x. Starting from q(0)¼ 0 at t¼ 0,
the memristor charge q(t) increases along the lower branch
while maintaining a constant high memristance value of RAP
until it reaches the breakpoint at q¼Q0 where it switches
abruptly to the upper branch and continues to increase, with
the constant low memristance value of RP, until it reaches
the maximum value of q(t)¼ 2Q0 at t¼p/(2x) correspond-
ing to the end of the first 1/4 cycle (corresponding to the
Time Label 0!1!2!3) of the sinusoidal charge q(t). In
Fig. 3(d), the corresponding chord memristance12,13 remains
constant at RAP before the voltage switching take place at I
þ
c
and at RP after I
þ
c . The chord memristance is defined as the
slope of a straight line connecting the corresponding point to
the origin in the v-i plane.12,13 Observe also that the switch-
ing occurs instantaneously in this case in view of the discon-
tinuity in the slope of the u–q curve at the breakpoint
q(t¼ t1)¼Q0 at t¼ t1. In the 2nd 1/4 cycle (Label 3!4!5),
the u–q curve traverses back from q(t)¼ 2Q0 at t¼ p/(2x) to
q(t)¼ 0 at t¼p/x, and both the current i(t) and voltage v(t)
change their signs. When the u–q curve goes through the
breakpoint at Q0 again, the corresponding voltage v(t)
switches abruptly from the upper branch (RP) to the lower
one (RAP) at I

c . Obviously, the two switching points in the
v-i plane are symmetric ð Iþc j ¼ Ic j
 ) because they corre-
spond to the same breakpoint Q0 (but along the two different
directions) in the u–q plane. In the remaining half cycle
(Label 5!6!7!8!9), the v-i curve is a straight line with-
out any switching as the slope of the u–q curve maintains a
constant high memristance value of RAP until it reaches the
origin.
Figure 3(d) shows typically a pinched hysteresis loop,
i.e., double-valued Lissajous figure of [v(t), i(t)] for all times
t except when it passes through the origin, where the loop is
pinched.13 Obviously, the STT junction bears the fingerprint
of a memristor and should be modelled as a memristor.
As described above, we transcribe the corresponding
loci of the memristance R(t) from the pinched hysteresis
loop into the R-i plane. What we obtain is a rectangular resis-
tance hysteresis loop shown in Fig. 3(b). Such a rectangular
loop is symmetric (jIþc j ¼ jIc j; when a¼ 1), which is quite
different from the measured one (jIþc j 6¼ jIc j) in the STT
junction as shown in Fig. 2. Such a difference encourages us
to guess a real-world STT junction which may not be
described as an ideal memristor. Next, we will investigate
the STT memristor’s fractional-order model when 0< a< 1.
Especially when the fractional-order a¼ 0.8, q tð Þ
¼ 2Q0cos xt a2 p
  ¼ 2Q0cos xt 0:82 p , which is drawn
in Fig. 4(e). Obviously, q(t) is shifted by 0.4p along the t
axis. Such a shift causes an asymmetric shifts (jIþc j 6¼ jIc j) of
the two switching points of the v-i and R-i curves although
the breakpoint Q0 of the u-q is fixed.
Concretely, q(t1)¼Q0, that is
2Q0cos xt1  a
2
p
 
¼ Q0; (13)
DI ¼ jIþc j  jIc j ¼ 2Q0x0:8cos
3:4p
6
 
: (14)
Generally, for any 0<a< 1,
Iþc ¼ i t1ð Þ ¼ 2Q0xacos xt1ð Þ ¼ 2Q0xacos
1þ 3a
6
p
 
; (15)
Ic ¼ i t3ð Þ ¼ 2Q0xacos xt3ð Þ ¼ 2Q0xacos
5þ 3a
6
p
 
; (16)
DI ¼ jIþc j  jIc j
¼ 2Q0xa cos 1þ 3a
6
p
 
 cos 5þ 3a
6
p
 " #
: (17)
In Fig. 5, the asymmetry DI ¼ jIþc j  jIc j is shown as a
function of the fractional-order a. The asymmetry needs to
be normalized for a fair comparison due to the assumption
A¼ 2Q0xa (the amplitude A is a function of the frequency
x). For an ideal memristor (a¼ 1), there is no asymmetry
(DI ¼ 0). With the increase in x, the asymmetry reaches its
maximum at different fractional-orders.
The similarity between such an asymmetric rectangular
R-i curve in this figure and the measured one in Fig. 2 reveals
that a STT junction is not an ideal memristor, in which
a¼ 1.
The STT junctions have been widely made8–11 since
Slonczewski and Berger originated the STT theory in
1996.6,7 So far, nobody called the STT junction a fractional
memristor. It is our original contribution to first concept the
fractional memristor based on the differential conformal
transformation in the fractional order and proved that a typi-
cal STT junction is a 0.8 fractional memristor.
In conclusion, compared to the (traditional integer-order
or ideal) memristor, the fractional memristor has the follow-
ing advantages: (1) The fractional memristor is a real electri-
cal element that is not ideal; (2) Deep physical understanding
would be possible to develop a reliable commercial product
for real-world applications [for example, the switching asym-
metry in the STT MRAM (Magnetic Random Access
Memory) could be modelled accurately by the fractional
memristor and then reduced accordingly based on its physical
origin]; (3) The fractional memristor representing the interme-
diate cases can seamlessly fill the gaps between the integer-
order elements in the so-called Triangular Periodic Table of
Elementary Circuit Elements, which is important to catego-
rize the existing circuit elements and predict new elements.12
243502-4 Wang et al. Appl. Phys. Lett. 111, 243502 (2017)
This research was partially conducted in an EC Grant
“Re-discover a periodic table of elementary circuit elements,”
PIIF-GA-2012-332059; Scientist-in-Charge: Professor F. Z.
Wang and Marie Curie Fellow: Professor L. Chua. We wish to
thank Professor Ivo Petras, Technical University of Kosice, for
a useful conversation at Cambridge in March 2016.
1L. Chua, “Memristor—the missing circuit element,” IEEE Trans. Circuit
Theory 18(5), 507–519 (1971).
2K. B. Oldham and J. Spanier, The Fractional Calculus (Academic Press,
New York, 1974).
3I. Podlubny, Fractional Differential Equations (Academic Press, San
Diego, 1999).
4I. Petras, I. Podlubny, P. O’Leary, L. Dorcak, and B. Vinagre, Analogue
Realization of Fractional Order Controllers (FBERG Technical
University of Kosice, 2002).
5M. Abdelouahab, R. Lozi, and L. Chua, “Memfractance: A mathematical
paradigm for circuit elements with memory,” Int. J. Bifurcation Chaos 24,
1430023 (2014).
6J. C. Slonczewski, “Current-driven excitation of magnetic multilayers,”
J. Magnetism Magnetic Mater. 159(1–2), L1 (1996).
7L. Berger, “Emission of spin waves by a magnetic multilayer traversed by
a current,” Phys. Rev. B 54, 9353 (1996).
8G. D. Fuchs, N. C. Emley, I. N. Krivorotov, P. M. Braganca, E. M. Ryan,
S. I. Kiselev, J. C. Sankey, D. C. Ralph, R. A. Buhrman, and J. A. Katine,
“Spin-Transfer Effects in Nanoscale Magnetic Tunnel Junctions,” Appl.
Phys. Lett. 85, 1205–1207 (2004).
9Y. Huai, D. Apalkov, Z. Diao, Y. Ding, and A. Panchula, “Structure,
materials and shape optimization of magnetic tunnel junction devices:
Spin-transfer switching current reduction for future magnetoresistive
random access memory,” Jpn. J. Appl. Phys. 45(5A), 3835–3841
(2006).
10X. Li, Z. Zhang1, Q. Y. Jin, and Y. Liu, “Spin-torque-induced switching in
a perpendicular GMR nanopillar with a soft core inside the free layer,”
New J. Phys. 11, 023027 (2009).
11H. Meng and J. Wang, “Asymmetric spin torque transfer in nano GMR
Device with perpendicular anisotropy,” IEEE Trans. Magn. 43(6), 2833
(2007).
12F. Z. Wang, “A triangular periodic table of elementary circuit elements,”
IEEE Trans. Circuits Syst. 60(3), 616–623 (2013).
13L. Chua, “Resistance switching memories are memristors,” Appl. Phys. A
102(4), 765–783 (2011).
14L. Chua, “If it’s pinched it’s a memristor,” Semicond. Sci. Technol.
29(10), 104001 (2014).
243502-5 Wang et al. Appl. Phys. Lett. 111, 243502 (2017)
